We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent bb74185 commit 41cee80Copy full SHA for 41cee80
src/vga/mod.rs
@@ -685,7 +685,7 @@ impl ScanlineTimingBuffer {
685
// Back porch. Adjusted by a few clocks to account for interrupt +
686
// PIO SM start latency.
687
Self::make_timing(
688
- (timings.2 * Self::CLOCKS_PER_PIXEL) - 5,
+ (timings.2 * Self::CLOCKS_PER_PIXEL) - 10,
689
hsync.disabled(),
690
vsync.disabled(),
691
RaiseIrq::None,
@@ -694,7 +694,7 @@ impl ScanlineTimingBuffer {
694
// moving. Adjusted to compensate for changes made to previous
695
// period to ensure scan-line remains at correct length.
696
697
- (timings.3 * Self::CLOCKS_PER_PIXEL) + 5,
+ (timings.3 * Self::CLOCKS_PER_PIXEL) + 10,
698
699
700
RaiseIrq::Irq0,
0 commit comments