https://halftop.github.io/post/Verilog_SPI/
https://halftop.github.io/post/Verilog_SPI/