Skip to content

Commit 5b5f342

Browse files
committed
FROMGIT: arm64: dts: qcom: qcs6490-rb3gen2: Enable CAN bus controller
Enable the MCP2518FD CAN controller on the QCS6490 RB3 Gen2 platform. The controller is connected via SPI3 and uses a 40 MHz oscillator. A GPIO hog for GPIO0 is included to configure the CAN transceiver in Normal mode during boot. Signed-off-by: Viken Dadhaniya <viken.dadhaniya@oss.qualcomm.com> Link: https://lore.kernel.org/all/20260108125200.2803112-3-viken.dadhaniya@oss.qualcomm.com/
1 parent 0a2e0d5 commit 5b5f342

1 file changed

Lines changed: 30 additions & 0 deletions

File tree

arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts

Lines changed: 30 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -44,6 +44,14 @@
4444
stdout-path = "serial0:115200n8";
4545
};
4646

47+
clocks {
48+
mcp2518fd_osc: can-clk {
49+
compatible = "fixed-clock";
50+
clock-frequency = <40000000>;
51+
#clock-cells = <0>;
52+
};
53+
};
54+
4755
dp-connector {
4856
compatible = "dp-connector";
4957
label = "DP";
@@ -1230,6 +1238,28 @@
12301238
};
12311239
};
12321240

1241+
&spi3 {
1242+
status = "okay";
1243+
1244+
can@0 {
1245+
compatible = "microchip,mcp2518fd";
1246+
reg = <0>;
1247+
interrupts-extended = <&tlmm 7 IRQ_TYPE_LEVEL_LOW>;
1248+
clocks = <&mcp2518fd_osc>;
1249+
spi-max-frequency = <10000000>;
1250+
vdd-supply = <&vreg_l11c_2p8>;
1251+
gpio-controller;
1252+
#gpio-cells = <2>;
1253+
1254+
gpio0-hog {
1255+
gpio-hog;
1256+
gpios = <0 GPIO_ACTIVE_LOW>;
1257+
output-high;
1258+
line-name = "mcp251xfd-gpio0";
1259+
};
1260+
};
1261+
};
1262+
12331263
&swr2 {
12341264
status = "okay";
12351265

0 commit comments

Comments
 (0)