Skip to content

feat(native): port Verilog extractor to Rust #1107

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
carlos-alm merged 19 commits into from
May 14, 2026

fix(extractors): restore Verilog WASM engine parity for ports and inc…

f091d3f
Select commit
Loading
Failed to load commit list.
Merged

feat(native): port Verilog extractor to Rust #1107

fix(extractors): restore Verilog WASM engine parity for ports and inc…
f091d3f
Select commit
Loading
Failed to load commit list.

Select a check to view from the sidebar