Add riscv32imafc-esp-espidf tier 3 target for the ESP32-P4.#119738
Merged
bors merged 1 commit intorust-lang:masterfrom Jan 9, 2024
Merged
Add riscv32imafc-esp-espidf tier 3 target for the ESP32-P4.#119738bors merged 1 commit intorust-lang:masterfrom
riscv32imafc-esp-espidf tier 3 target for the ESP32-P4.#119738bors merged 1 commit intorust-lang:masterfrom
Conversation
Loading
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
6 participants
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
The tier 3 target answers in the original PR are still relevant, so please review them here: #87666 (comment)
cc: @ivmarkov