Skip to content

fix: Blues Swan Initialization#2955

Merged
fpistm merged 2 commits intostm32duino:mainfrom
zfields:blues-swan
Apr 7, 2026
Merged

fix: Blues Swan Initialization#2955
fpistm merged 2 commits intostm32duino:mainfrom
zfields:blues-swan

Conversation

@zfields
Copy link
Copy Markdown
Contributor

@zfields zfields commented Apr 2, 2026

Addresses #2954

Also: Minor clean-up of Blues Cygnet

@zfields zfields force-pushed the blues-swan branch 3 times, most recently from 5aad8bf to 1fe4411 Compare April 2, 2026 20:10
zfields added 2 commits April 2, 2026 15:22
- improve comment accuracy
- macro variable rename
@fpistm fpistm requested a review from Copilot April 7, 2026 07:04
@fpistm fpistm added the fix 🩹 Bug fix label Apr 7, 2026
@fpistm fpistm added this to the 2.13.0 milestone Apr 7, 2026
@github-project-automation github-project-automation bot moved this from In progress to Reviewer approved in STM32 core based on ST HAL Apr 7, 2026
Copy link
Copy Markdown

Copilot AI left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Pull request overview

This PR targets the Blues SWAN_R5 board initialization to ensure the 3V3 regulator discharge pin is configured correctly (open-drain) at startup, addressing issue #2954. It also includes broader variant maintenance changes for SWAN_R5 pin mappings and clock configuration documentation, plus a small cleanup/fix for the Blues CYGNET variant.

Changes:

  • Fix SWAN_R5 3V3 regulator initialization by configuring the DISCHARGE pin as open-drain (OD) rather than push-pull (PP).
  • Restructure SWAN_R5 variant pin definitions / digitalPin[] layout and annotate mappings more explicitly.
  • Cleanup CYGNET VMAIN divider macro naming and refine clock-config documentation/comments.

Reviewed changes

Copilot reviewed 6 out of 6 changed files in this pull request and generated 3 comments.

Show a summary per file
File Description
variants/STM32L4xx/.../variant_SWAN_R5.h Reworks SWAN_R5 pin defines and adds board/regulator/VMAIN helper macros.
variants/STM32L4xx/.../variant_SWAN_R5.cpp Updates digitalPin[] / analogInputPin[]; fixes regulator init (PE6 open-drain); expands clock-config commentary.
variants/STM32L4xx/.../PeripheralPins_SWAN_R5.c Converts to a “manually generated” pin map with schematic reference and many comment clarifications/adjustments.
variants/STM32L4xx/.../variant_CYGNET.h Renames/fixes VMAIN divider constant usage (VMAIN_ADC_DIV_K).
variants/STM32L4xx/.../variant_CYGNET.cpp Documentation/reference cleanup in clock config; minor struct field/comment adjustments.
variants/STM32L4xx/.../PeripheralPins_CYGNET.c Adds schematic link comment.

💡 Add Copilot custom instructions for smarter, more guided reviews. Learn how to get started.

@fpistm fpistm merged commit b8ca814 into stm32duino:main Apr 7, 2026
28 checks passed
@github-project-automation github-project-automation bot moved this from Reviewer approved to Done in STM32 core based on ST HAL Apr 7, 2026
@fpistm fpistm linked an issue Apr 7, 2026 that may be closed by this pull request
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

fix 🩹 Bug fix

Projects

Development

Successfully merging this pull request may close these issues.

Swan 3V3 regulator in bad state from initialization

3 participants